


Data sheet acquired from Harris Semiconductor SCHS090C – Revised October 2003

CD4572UB Types



CMOS Hex Gate


Four Inverters, One 2-Input NOR Gate, One 2-Input NAND Gate

Features:


- Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter
- Pin 15 NAND input positioned adjacent to V_{DD} for easy use of gate as an inverter
- Standard symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

■CD4572UB Hex Gate provides the system designer with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates.

The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."



The CD4572UB types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



TERMINAL ASSIGNMENT




Fig. 1 - Schematic diagram of one of four identical inverters.




Fig. 2 - Schematic diagram for the 2-input NOR gate.




Fig. 3 - Schematic diagram for the 2-input NAND gate.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to VSS Terminal)

-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS

-0.5V to VDD +0.5V

DC INPUT CURRENT, ANY ONE INPUT

+10mA

POWER DISSIPATION PER PACKAGE (PD):

For TA = -55°C to +100°C

FOR TA = +100°C to +125°C

Device DISSIPATION PER OUTPUT TRANSISTOR

FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

OPERATING-TEMPERATURE RANGE (Ta)

STORAGE TEMPERATURE RANGE (Tstg)

-65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

+265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

ු වන මාතුව දුන්වැන්නට වෙනවා. එම අද මෙනවා. විසිට් අනුවනට මා වෙනවා තොල් එන එවා මේ දැන්වැන්වට වේ එම් වෙන සම්බන්ධ 2008 විසිට මේ විසිට මෙන වී මට එකෙන වෙනතුවෙනට මිනිව මේ වෙනවා මේ 30 වන මට වෙනවා මා ශ්රී එක් වෙනවා ව වෙන්වෙනුවෙන සම්බන්ධ වෙනවා වෙනස් වෙනවා මණුවෙන්නේ නම් විසිට් මේ වෙනවා මේ දැන්වෙනවා මෙනවා වෙන සම්බන්ධ මේ වෙනවා ම

CHARACTERISTIC	LIN	IITS	UNITS
CHARACTERISTIC	Min.	Max.	ONTS
Supply-Voltage Range (For T _A =Full Package-Temperature Range)	3	18	V

STATIC ELECTRICAL CHARACTERISTICS

CONDITIONS			NS	LIMITS AT INDICATED TEMPERATURES (°C)								
CHARACTERISTIC	V _O (V)	(A) AIM ≝∂∂2.	V _{DD}	LIN	MITS AT	INDICA	TED TEM	//PERAT	+25	C)	UNITS	
	`	` ,	` ´	-55	-40	+85	+125	Min.	Тур.	Max.		
	T — 1	0, 5	5	0.25	0.25	7.5	7.5	_	0.01	0.25		
Quiescent Device	-	0, 10	10	0.5	0.5	15	15		0.01	0.5	μΑ	
Current, IDD Max.	_	0, 15	15	1	1	30	30	_	0.01	1		
	_	0, 20	20	5	5	150	150	_	0.02	5		
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1,	_		
(Sink) Current	0.5	0, 10	10	1:6	1.5	1,1	0.9	1.3	2.6			
IoL Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	. —		
Output High	4.6	0, 5	5	-0:64	-0.61	-0.42	-0.36	-0.51	-1	_	- mA	
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	1	!"'`	
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
I _{OH} Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8			
Output Voltage:	-	0, 5	5		0.0	05			0	0.05		
Low-Level,		0, 10	10		0.0	05		_	0	0.05		
Vol Max.		0, 15	15		0.0	05			0	0.05		
Output Voltage:	_	0, 5	5		4.9	95		4.95	5		5	
High-Level,		0, 10	10		9.9	95		9.95	10	_		
V _{OH} Min.		0, 15	15		14.	.95		14.95	15		V	
Input Low	0.5, 4.5		5			İ		_		1	ľ	
Voltage,	1, 9		10		2	2		_	_	2		
VIL Max.	1.5, 13.5	_	15	2.5				<u> </u>		2.5		
Input High	0.5, 4.5	_	5	4				4		_		
Voltage,	1, 9		10	8 8								
V _{IH} Min.	1.5, 13.5		15	12.5 12.			12.5		_			
Input Current, I _{IN} Max.	_	0, 18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ	

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, Input t_r, t_f =20 ns, CL=50 pF, RL=200 K Ω

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		UNITS		
	STMBUL	V _{DD} (V)	Min.	Тур.	Max.	UNITS
		5		100	200	
Propagation Delay Time	t _{PHL} , t _{PLH}	10		55	110	
		15		40	85	
		5		100	200	- ns
Transition Time	t _{THL} , t _{TLH}	10	-	50	100	
		15	1 –	40	80	
Input Capacitance	Cin	Any Input	-	10	15	pF




Fig. 4 - Typical output low (sink) current characteristics.




Fig. 6 - Typical output high (source) current characteristics.




Fig. 8 - Minimum and maximum inverter voltage transfer characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 7 - Minimum output high (source) current characteristics.




Fig. 9 - Typical inverter voltage transfer characteristics as a function of temperature.




Fig. 10 - Typical inverter current and voltage transfer characteristics.




Fig. 12 - Typical transition time vs. load capacitance.




Fig. 14 - Typical dynamic power dissipation vs. frequency.




Fig. 16 - Quiescent device current test circuit.




Fig. 17 - Noise immunity test circuit.




Fig. 11 - Typical propagation delay time as a function of load capacitance.




Fig. 13 - Typical propagation delay time vs. supply voltage.




Fig. 15 - Variation of normalized propagation delay time (term and term) with supply voltage.




Fig. 18 - Input leakage current test circuit.





Fig. 19 - Transition times and propagation delay times, combination logic.



excession of the state of the **Dimensions and pad layout for CD4572UBH.** காக்கியத்திர் மண்ணி<mark>ரும்மாகத்</mark> வண்ணை

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10°3 inch).







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4572UBE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4572UBEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4572UBM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4572UBPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

18-Sep-2008

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





7	40	Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
P	< 0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4572UBM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4572UBNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4572UBPWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

		I					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4572UBM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4572UBNSR	SO	NS	16	2000	346.0	346.0	33.0
CD4572UBPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDS0-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated